本同意書說明本課程將如何處理本表單所蒐集到的個人資料。當您勾選「我同意」並簽署本同意書時,表示您已閱讀、瞭解並同意接受本同意書之所有內容及其後修改變更規定。
一、基本資料之蒐集、更新、提供人力銀行媒職轉介及保管。
(1) 請求查詢或閱覽。(2)製給複製本。(3)請求補充或更正。 (4)請求停止蒐集、處理及利用。(5)請求刪除。 但因本課程執行職務或業務所必須者,本公司得拒絕之。若您欲執行上述權利時,請與本公司連繫。但因您行使上述權利,而導致權益受損時,本公司將不負相關賠償責任。
二、蒐集個人資料之目的
您的個人資料受到本公司之保護及規範。本公司如違反「個人資料保護法」規定或因天災、事變 或其他不可抗力所致者,致您的個人資料被竊取、洩漏、竄改、遭其他侵害者,本公司將於查明後以電話、信函、電子郵件或網站公告等方法,擇適當方式通知您。
四、同意書之效力
五、準據法與管轄法院
本同意書之解釋與適用,以及本同意書有關之爭議,均應依照中華民國法律予以處理,並以臺灣臺北地方法院為管轄法院。
關於 蘇培陞講師
講師簡介
現職
成功大學電機系兼任副教授
最高學歷
美國加州大學河濱分校電腦科學博士
Alan P. Su received his doctorate from University of California Riverside in 1998. Between 1998 and 2002 he worked for EEsof, Hewlett-Packard Company, later spun off to become Agilent, to develop a DSP Synthesis tool and other Electronic System Level (ESL) tools. In 2003 he returned to Taiwan and joined SoC Technology Center, ITRI to conduct several ESL projects in tool development, SoC designing and design methodology. While remained as a consultant with ITRI, in April 2006 he joined SpringSoft, Inc. to lead the development of ESL tools. In August 2008 he joined Global Unichip Corp. to develop ESL development boards as platforms to provide ESL design services. In June 2011 he joined Synopsys to promote ESL methodology and tools. Currently he serves as the CEO in a new venture, architecting and delivering design services. Dr. Su is also an Adjunct Associate Professor with EE Department of National Cheng Kung University since Feb. 2013, teaching SystemC and ESL and conducting ESL related researches.
Dr. Su involves in various ESL standardization efforts. He was a member of OSCI (now part of Accellera) Transaction Level Modeling (TLM) Working Group, Synthesis Working Group, Configuration, Control and Inspection Working Group, Language Working Group and OCP-IP Debug Working Group. Since 2013 he is invited as the Accellera Representative to Taiwan Region, organize and host Accellera Users’ Group Forum in Taiwan.
Dr. Su's research interest includes distributed and parallel computing, embedded system design, 3D IC and ESL verification, synthesis, debug, testing and design methodology.